

Abstract of Disclosure

An analog delay locked loop device includes a first block for receiving an internal clock signal and a reference 5 clock signal to generate normal multi phase clock signal pairs and dummy multi phase clock signal pairs; and a second block for receiving the reference clock signal to generate a delay locked internal clock signal having a corrected duty cycle based on the normal multi phase clock signal pairs and the 10 dummy multi phase clock signal pairs.